Side channel timing attacks are micro architectural. The SeL4 security proofs are architectural.
Is cache hierarchy considered part of the microarchitecture?
Is cache hierarchy considered part of the microarchitecture?