Is cache hierarchy considered part of the microarchitecture?