I dream of some kind of "adjustable" ASIC layers, that have the most "computation demanding" layers as ASICs plus a bunch of configurable R+W circuits (FPGAs?) that can be written to upgrade the models to some extent.

What's fascinating is that we are pushing the state of the art of hardware at this point.