I think you'd have to translate it to Verilog then feed it to the existing toolchain.