You should be able to cache hot code and data in the SRAM. Although it'd significantly increase complexity.