This is a very cool project! I had never heard of SystemVerilog until today.