Next step would be to try it out in an FPGA.