There’s tons of latency sensitive code outside of the FPGA systems and it is not simple.