Writing an fft core in vhdl. Pipelining is not easy.