> 1Gbit uses easily reachable 125MHz clock

RGMII uses 4-bit bus, so that would be 250M state transitions per second.

Clock signal is 125MHz, yes. But data is sent/sampled at both edges (DDR), so PIO state machine has to be clocked at 250MHz.

That's still reachable with mild overclocking, I guess?